Abstract -A simple yet realistic MOS model, namely the a-power law MOS model, is introduced to include the carrier velocity saturation effect, which becomes eminent in short-channel MOSFET'S. The model is an extension of Shockley's square-law MOS model in the saturation region. Since the model is simple, it can be applied for handling MOSFET circuits analytically and can predict the circuit behavior in the submicrometer region. Using the model, closed-form expressions are derived for the delay, the short-circuit power, and the transition voltage of CMOS inverters. The resultant delay expression includes input waveform slope effects and parasitic drain/source resistance effects and can be used in simulation and/or optimization CAD tools. It is concluded that the CMOS inverter delay becomes less sensitive to the input waveform slope and short-circuit dksipation increases as the earner velocity saturation effects get severer in short-channel MOSFET'S. Since the model is simple, many formulas have been derived based on the model and the derived formulas are used quite frequently in VLSI initial designs and CAD programs. However, the Shockley model cannot reproduce the voltage-current characteristics of the recent short-channel MOSFET'S, mainly because it does not include the velocity saturation effects of carriers, which become eminent in the submicrometer regime. Consequently, the Shockley model is not satisfactory when applied to short-channel MOSFET circuits. In this paper, a new MOSFET model is proposed which is simple enough to be applied to the analytical treatments of the MOS circuits but includes the velocity saturation effects.
Shockley's MOSFET model [12] is widely used in treating MOSFET circuits analytically.
Since the model is simple, many formulas have been derived based on the model and the derived formulas are used quite frequently in VLSI initial designs and CAD programs. However, the Shockley model cannot reproduce the voltage-current characteristics of the recent short-channel MOSFET'S, mainly because it does not include the velocity saturation effects of carriers, which become eminent in the submicrometer regime. Consequently, the Shockley model is not satisfactory when applied to short-channel MOSFET circuits. In this paper, a new MOSFET model is proposed which is simple enough to be applied to the analytical treatments of the MOS circuits but includes the velocity saturation effects.
As applications of the model, closed-form analytical expressions are derived for the delay, short-circuit power, and logic threshold voltage of CMOS inverters. An expression for the CMOS inverter delay was first introduced by Burns [1] work to include the input waveform slope effect [2] . Since both works were based on the Shockley model, more work is required to know the circuit behavior in the submicrometer region. Source and drain resistance is also considered in the delay expression. The source/drain resistance effect is important in estimating delay degradation by the contact resistance, the parasitic diffusion resistance of MOSFET'S, and the hot-carrier degradation effect [3] , [4] , [12] .
First, the necessity for a new short-channel MOS model is mentioned and a new model is introduced in Section II. Then in Section III, a delay formula for a CMOS inverter is derived using the proposed model. The effects of the input waveform and the power supply voltage V~~on delay are also discussed in the section. The effect of the source and drain resistance on delay, the short-circuit power, and the logic threshold voltage are treated analytically using the model in Sections IV, V, and VI, respectively. Section VII is dedicated to conclusions. acteristics of the recent MOSFET. There are two main discrepancies. One is that the drain saturation voltage V~sA~is different from the predicted value. The other is that the drain current in the saturation region (pentode region) does not show Shockley's square-law dependence on gate-source voltage. These two discrepancies, that is, the shift of the drain saturation voltage and the discrepancies in the saturation region 1 -V curves, both come from the velocity saturation effects observed in short-channel MOSFET'S.
II. SIMPLE SHORT-CHANNEL MOSFET MODEL
In Fig. 2 , the discrepancy in the saturation region will be shown more clearly. This figure shows V&-~~characteris-tics in the saturation region. As seen from Fig. 2 , the drain current lD is proportional to ( V~~-V=~)". The Shockley model claims that a = 2, whereas the measured value of a for around l-pm gate length is 1.2 for an n-channel MOSFET and 1.5 for a p-channel MOSFET [5] . These l-pm MOSFET'S are designed for use with 5-V supply Two important points should be mentioned here. The first is that the a-power approximation is generally very good since all of the curves are linear in the log-log plot. The second point is that the a changes from about 2 to 1 as the carrier velocity saturation gets severer. So, if some quantity, for example a delay, is expressed in terms of a, the behavior of that quantity in the short-channel region can be predicted just by changing the a from 2 to 1. Since the index a is closely related with the velocity saturation of carriers, a can be called a velocity saturation index.
Historically, from 2-pm rule down to 0.8-pm design rule, a constant voltage scaling paradigm has been adopted. As a result, the internal electric field increased as the feature size decreased. This forced a to be decreased from 2 to about 1 monotonically. Now in the further miniaturization, a constant electric field scaling might be adopted because of the hot-carrier-related problems. Then, a might not decrease so drastically and will remain essentially constant.
However, a will not go back to the classical value of 2, because the technology tends to adopt the shortest gate length possible and consequently the internal electric field in a MOSFET will be kept quite high. This tendency can be assured by the 0.5-pm gate length MOS-FET in Fig. 11 )(
where VDD signifies a supply voltage and Pc and Pv are parameters. Two sets of expressions are given in (3) and (4). Although the first expressions are used throughout this paper, there may be cases where the expressions in parenthesis are more suitable. In either set of expressions, the drain current in the saturation region is written in a single-term expression. This single-term nature seems important to facilitate the treatments of circuits analytically. Hereafter only the first set of expressions is described in this paper.
The model is based on four parameters: with 1~0, and most of the discussions are independent of l~O. That is, much stress is put on the relationship between the carrier velocity saturation in the short-channel MOS-FET and the circuit behaviors. However, to obtain the real value of the delay, for example, the value of the drive current 1~0 should be taken into account. For investigating such circuits whose operation is mainly determined by the small-signal behavior of the triode region of the MOSFET, this model is inadequate. It is also to be noted that the model does not reproduce the characteristics of the region near and below the threshold voltage well. Near-and subthreshold region modeling is not important in calculating the delay of most VLSI'S. The modeling of the region is important in estimating the charge decay characteristic of charge storage nodes, but in this case a statistical model should be used since it is very sensitive to process variation. If the main interest of one's analysis is in these regions, this model should not be used. The time from a half-VDD point of the input to a half-VDD point of the output is defined as a delay, tPHL, in this discharging case. In the charging-up case, the delay tpLH is defined in the same way. It is possible to calculate the delay through an inverter tree by simply adding tpLH and tpHL.
After the conventional manipulation of differential equations, the delay tpHL and tpLH can be expressed as follows (see Appendix B for the detailed derivation):
where CL is the output capacitance of a CMOS inverter. It is to be noted that the delay is a linear combination of two terms. The first term is the input waveform dependent term, which is proportional to the input waveform transition time t=, and the second term is the output capacitance dependent term, which is proportional to the output capacitance CL. This expression is independent of the linear region model of the MOSFET when VDO is less than 0.6~DD, which is normally observed in submicromekr MOSFET'S. For a typical short-channel MOSFET case, VT and a can be assumed to be 0.2 and 1, respectively. In this case, the above formula becomes
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The first term signifies the input slope contribution to the delay and the second term is the time required to discharge the output capacitance to a half-VDD level by the constant current ]DO.
A comparison is made in Fig. 7 between a SPICE simulation and a calculation with the above formula. It is interesting to note that the delay becomes less sensitive to the input slope when the carrier velocity saturation effect gets severer and a becomes smaller, because the factor (1/2 -(1 -vT)/(l + a)) decreases monotonously as a decreases. This tendency is seen also in Fig. 7 , where tpH1a, which is determined by NMOS, is less sensitive to tT than is tpLH,which is determined by PMOS. a for NMOS (t,HL)is 1.2 and a for PMOS (tpLH)is 1.5.
This phenomenon is easily understood if the following two extreme cases are considered. Suppose that a is equal to zero. Then, very small V& can turn on the MOSFET completely and the drain current reaches the maximum value very quickly; hence the input slope does not affect the delay, even though it is slow. That is, the delay does not depend on the input transition time. On the other hand, if a is large, the small
VG~is not enough to turn on the MOSFET completely and only a small amount of drain current flows through the MOSFET. So in this case, it takes time for the MOSFET to charge or discharge the output capacitance when the input is slowly varying. That is, the delay depends much on the input transition time.
The next step is to approximate the real input waveforlm by a ramped waveform to obtain effective tT.As seen from Fig. 8, a good approximation is achieved by connecting O.lVDD point and 0.9VDD point, when the input slope is similar to the output slope, which is often the case in real VLSI'S. Using the approximation,
tT is expressed as follows :
to.9 -to.1
The normalized delay calculated by substituting (7) into (5) is plotted in Fig. 9 . Fig. 9 is effective for the case where the input transition time is similar to the output transition time, which is often observed in VLSI'S. If, for example, VDO / VDDis set equal to 0.5 and a is set to 1, the delay of (5) A delay estimation is carried out for the inverter chain of Fig. 10(a) , together with the result in Fig. 10(b) . The agreement between the simulation and the calculation is good.
Using the above formulas, the VDDdependence of the delay is calculated for various values of a and the results are shown in Fig. 11 the following formulas were used, which are directly derivable from (3) and (4):
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The SPICE simulation for l-pm MOSFET'S differs from the Shockley model calculation, where a is set to 2. The delay variation shows strong dependence on a. It is interesting to note that the delay becomes less sensitive to the change of VDDas a gets smaller. That is, with short-channel MOSFET'S, delay shows a weaker dependence on power supply voltage than the classic Shockley MOSFET.
IV. EFFECT OF SOURCE AND DRAIN RESISTANCE ON DELAY
In the submicrometer MOSFET, a contact resistance and a diffusion resistance give rise to parasitic source and drain resistance. Hot-carrier degradation is another cause of parasitic drain resistance [3], [4], [12] . In this sense, it is important to know what happens to MOS circuits if a resistance is inserted in series with a MOSFET. For example, Fig, 12(a) shows the static characteristics of MOSFET'S with and without a drain resistance RD and Fig. 12(b) shows the counterpart of a source resistance R~. The drain resistance only affects the linear region characteristics while the source resistance affects both the linear afid the saturation region characteristics. Fig. 13 shows switching waveforms with drain and source resistance. If the following substitutions are made for lDO and VDO, all the delay formulas described above are valid. A detailed derivation of these substitutions is given in Appendix C:
here R~denotes an effective pentode resistance of a MOSFET whose graphical interpretation is depicted in Fig. 4 . To show the validity of the above formulas, the simulated 1-V curve change by the inserted resistance is Fig. 13 . Switching waveforms with and without the drain and source resistance. The solid line is the waveform without resistance, the dash-dot-dash line is that with a drain resistance, and the dash-dot-dot-dash line is that with a source resistance, The source resistance gives the more significant effect. For around l-pm MOSFET'S, the delay degradation is approximated by the following formula, when the series resistance is small compared to the effective resistance of the MOSFET:
where Rs ( = V~O/1~0) denotes an effective triode resistance of MOSFET. It should be noted that if the resistance is inserted only in series with the NMOS and not with PMOS, then the inverter-chain delay degradation is about a half of the above formula. This is because half of the inverters in the inverter chain which charge up the output capacitance through the PMOSFET are not affected by the inserted resistance.
V. SHORT-CIRCUIT POWER IN STATIC CMOS CIRCUIT
In a CMOS inverter switching, when an input voltage is around the middle between V~~and V~~, there is a direct current path from V~~to V.~~.The power consumed in this mode is called the short-circuit power in a static CMOS inverter. The formula for this short-circuit power is first given by Veendrick [8] based on the Shockley model, and used in some CAD tools such as VLSI power estimators. By replacing the Shockley model with the a-power law MOS model, and using the same assumptions as Veendrick, the short-circuit power per switching, P~, is expressed as follows (the current expression in the saturation I'"321T77 
P~=2. vDD.2 J( ) 'T121D VG~= VDD: dt
The first factor 2 in (11) comes from the fact that the short-circuit current flows twice per one switching. The second factor 2 and the integration over O to tT/2 is due to Veendrick's approximation that the current waveform is mirror symmetric with t = tT/2 as a symmetric axis. Formula (12) coincides with Veendrick's formula if a is set to 2. Therefore, the formula can be said to be a direct extension of Veendrick's formula. This formula is independent of the linear region model.
A plot of the formula is shown in Fig. 16 . The shortcircuit power increases as a decreases to one, if the drivability of the MOSFET, 1~0, is kept constant. This means that even if MOSFET'S of the same drivability are compared, the short-circuit power increases as the carrier velocity saturation gets severer in short-channel MOSFET'S. This is understandable because when a gets smaller, the drain current with VG~around VDD/2 is larger compared with the larger a case, when lDO is kept equal.
VI. LOGIC THRESHOLDVOLTAGE
The logic threshold voltage or the inverting voltage of a CMOS inverter is another important quantity [9] . It is, for example, used in designing interface circuits where the threshold voltage as a gate is of interest. The logic threshold voltage of an inverter, V&v, is defined as the input and output voltage when they are equal. The formula for the logic threshold voltage is derived by using the a law MOS model. The formula can be derived by equating the PMOS drain current and the NMOS drain current, when both are in the saturation region. For simplicity it is assumed that the threshold voltages of PMOS and NMOS are equal to VTH and the PMOS and the NMOS have the same a:
where l~oP and l~oN stand for the lDO of PMOS and NMOS, respectively. If the velocity saturation index for the PMOS ( ap) and that for the NMOS ( aN ) are different but similar, an approximation of a = (ap + aN)/2 turns out to be good. The result is graphically shown in Fig. 17 . As seen from the figure, the simulated logic threshold voltages differ from the predicted value by the Shockley model, that is, a being equal to 2. It is seen that as a becomes small, the logic threshold voltage becomes more sensitive to the gate width ratio of PMOS and NMOS, that is, l~op/lDoN. This result is not dependent on the triode model.
VII. CONCLUSIONS
A new MOS model is introduced to overcome the shortcomings of the Shockley MOS model in the submicrometer region. The new model can express the salient features of the short-channel MOSFET 1-Vcharacteristics. The model is simple and suitable for circuit analysis.
Useful expressions are derived for the delay, short-circuit power, and logic threshold voltage with the new MOS model. It has been shown that with the short-channel MOSFET'S the CMOS inverter delay becomes less sensitive to the input waveform slope and to the VDDvariation than with the classic MOSFET'S whose 1~shows squarelaw dependence on VG~.In addition, short-circuit dissipation increases, and transition voltage becomes more sensitive to the gate width ratio of PMOS and NMOS.
Further extension is preferable for the triode region modeling to increase precision [4] , although the results obtained here would remain essentially unchanged. None of the derived formulas, except (7) and (8), depends on the triode model. Since the proposed model efficiently models a short-channel MOSFET, it can be used to modify the classical expressions based on the Shockley model. One interesting application is on a CMOS arbiter/synchronizer optimization [10] . In order to make a bridge between the device engineering and the circuit behavior, it is an interesting direction to explore to express a in terms of physical parameters such as device dimensions and doping profiles.
APPENDIX A EXTRACTION OF MODEL PARAMETERS
In this appendix, two methods are described to extract the model parameters Vr~and a. The first method uses brute force. First, guess a plausible V~~. The guess is not so difficult if there is a V&-lD plot. The drain current 1s hould be measured in the saturation region. Then, write log( V&) -log( 1~) plot. If the curve is linear, the slope is a. If the curve is not linear, modify V~~a little and try the log-log plot again. Repeat the process until the log-log plot gets satisfactorily linear.
The second method involves equation solving, but the equation has only one variable. First, from the measured V&-1~plot, pick three points that are to be fitted. Suppose the three points are (VGI,~~1), (Vcz,~~z), and (F'&, 1~3). V~~can be obtained by solving the following equation:
-lOgHIOgEz)=O 'A')
The bisection method [14] is the best choice for solving this equation since it finds out the root without fail within ten iterations.
Then, a can be obtained from the following expression: 
DO
In the final region 4, the input is still fixed at VDD but the operation mode of the NMOSFET goes into the linear region. As a result, the differential equation that governs the discharging process can be written as
The solution in this region has an exponential form and goes through the point (tDo, VDO):
Denoting to5as the time when the output reaches a halfVDDpoint, the delay tpHL is calculated by using (B6) and (B4):
This is the same formula as (5). For tpLrf, the expression is exactly the same but the values of VTH, a, and lDO for the p-channel MOSFET should be used. Although to5may fall in region 3, the value of tpHL coincides with the above formula (B7) within 3'% error when VDO< 0.6VDD. This condition is satisfied in normal short-channel MOSFET'S. When the input is very slow, to5 falls in region 2, and in this case, the solution becomes very complicated.
However, Hedenstierna and Jeppson [2] pointed out that the approximation that the input is sufficiently fast gives a good result when tT is less than three times the transition time of the output, which is true in most cases. R~and RD are inserted. As seen from the trajectory of an inverter operation (Fig. 4) , the change in the 1 -V curve at VG-= VDDis important. So the drain current change in this region is mainly considered. In this case, lJO becomes 1~0
and VJO becomes VDOin (3) and (4) It should be mentioned that the comments of the reviewers much improved the paper.
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